. 5 We present a new approach for the design of a synthetic biological circuit whose behaviour is specified in terms of signal temporal logic (STL) formulae. We first show how to characterise with STL formulae the input/output behaviour of biological modules miming the classical logical gates (AND, NOT, OR). Hence, we provide the regions of the parameter space for which these specifications are satisfied. Given a STL specification of the target circuit to be designed and the networks of its constituent components, we propose a methodology to constrain the behaviour of each module, then identifying the subset of the parameter space in which those constraints are satisfied, providing also a measure of the robustness for the target circuit design. This approach, which leverages recent results on the quantitative semantics of Signal Temporal Logic, is illustrated by synthesising a biological implementation of an half-adder.
Introduction
Synthetic Biology [14, 27] is an emerging discipline that aims at the rational design of artificial living systems with a predictable behaviour, either by creating new biological entities that do not exist in nature or by redesigning the existing ones. Even though important technological developments have been achieved in this field, the de-novo design of biological circuits implementing a desired behaviour results to be a very hard task, especially for large scale networks. Biological systems are complex to understand and to be engineered: the non-linear nature of interactions reflects in the emergence of systemic behavioural properties, not directly derivable from the knowledge of the individual parts. To model and control such systems we need to understand the relationships between the emergent behaviour and the topology of such complex interactions. A possible approach is to divide the whole system in "subunits" and to look at the structure of the interactions between them. This subdivision is often suggested by the way we describe (the components of) those systems. The idea is that compositionality at the specification level, to a certain extent, has to be reflected into compositionality at the behavioural level. This should depend on the properties satisfied by a single "subunit" and on the wiring between them. This way to approach the study of a system is called modularity and the "subunits" of the system are called modules. Modularity can be effectively achieved in Synthetic Biology, combining a bottom-up [31] and a top-down [30] methodology. The former consists in the assembling of a set of wellcharacterised modules [31] together to build sophisticated biological circuits and devices. The latter [30] aims to identify and characterise the possible "subunits" and this is also helpful to understand real biological systems, for example to discover unknown structures or behaviours or to better understand and test current knowledge.
To unveil the system dynamics, it is important to correlate the denotation of a module with some of its specific behaviours, and understand how the global properties emerge from these local ones. This can be performed better if the emergent behaviours are specified in a formal language. We consider here a logical characterisation in terms of (linear) temporal logic formulae. In particular, we focus our attention on genetic regulatory circuits, seen as networks of interacting genetic modules (each representing, for instance, a logic gate). Each module has a set of inputs and outputs (usually transcription factors), and its local behaviour is specified by temporal logic properties.
In particular, we characterise the behaviour of logic gates with the addition of constraints on the response time. Logic gates are physical devices implementing a boolean function and they are the fundamental bricks upon which all the other logic circuits, including multiplexers, arithmetic logic units, memories and microprocessors, are built. They are primarily implemented using electronic transistors acting as electronic switches. In the last decade, genetic circuits acting as logic gates have been successfully identified and synthesised [22] . This lead researchers to hope to engineer cells to turn them into miniature computers.
The main idea of this paper, sketched in Figure 1 , is to translate the structural compositionality of networks of modules into compositionality of local behaviours, exploting it to enforce a set of global behaviours to the network. This is realised by identifying a subset of parameters for which the truth of local properties implies the truth of the global specification, exploiting the modular structure of the network. We thus interpret the network of modules as a composition of their local properties, connecting the emergent behaviours with the topology of interaction of those local properties. The technical core of our approach is the quantitative semantics of Signal Temporal Logic [20] , which can be seen as a measure of robustness of the satisfaction of a certain formula, and which comes with simulation-based methods to compute the robustness score and to identify a region of the parameter space in which the formula holds true.
The contributions of this paper are thus twofold: a design methodology for biological circuits based on a high level logical specification of behaviours and an algorithmic procedure exploiting compositionality to make parameter synthesis more effective, which gives as a byproduct a measure of robustness of the implementation. The paper is structured as follows: in Section 2 we introduce the background material. In Section 3 we discuss the logical characterisation of the basic modules in terms of Signal Temporal Logic (STL). In Section 4 we sketch the algorithmic approach to parameter synthesis and in Section 5 we show an application to the design of an halfadder, a fundamental building block of microprocessors. The related works and the final discussion are in Section 6.
Background material
Modelling of Gene-Regulatory networks In this paper we consider deterministic models of gene regulatory networks, given by a set of non-linear Ordinary Differential Equation (ODE) [16] . For simplicity, we consider lumped models of gene expression, in which mRNA is not explicitly represented (cf. Remark 2 for a further discussion on this point). We assume to have n genes and proteins. Concentration of protein i at time t, i = 1, . . . , n, is denoted by the variable x i [t], while x = (x 1 , . . . , x n ) denotes the vector of concentration variables. The ODE for x i [t] will then be of the form
where f + i is a function giving the net production rate of x i , while f − i is its degradation rate, which is usually a linear function of the form µ i x i , for some µ i > 0. The function f + i , instead, encodes the regulatory mechanism of gene i, and is a combination of Michaelis-Menten or Hill functions [27] .
Signal Temporal Logic Temporal logic [23] provides a very elegant framework to specify in a compact and formal way an emergent behaviour in terms of time-dependent events. Among the myriads of temporal logic extensions available, Signal Temporal Logic [20] (STL) is very suitable to characterise behavioural patterns in time series of real values generated during the simulation of a dynamical system. STL extends the dense-time semantics of Metric Interval Temporal Logic [1] (MITL), with a set of parametrised numerical predicates playing the role of atomic propositions. STL provides two different semantics: a boolean semantics that returns yes/no depending if the observed trace satisfies or not the STL specification, and a quantitative semantics that in addition returns a measure of robustness of the specification. Recently, Donze et. al [11] proposed a very efficient monitoring algorithm for STL robustness, now implemented in the Breach [8] tool. The combination of robustness and sensitivity-based analysis of STL formulae have been successfully applied in several domains, ranging from analog circuits [15] to systems biology [9, 10] , to study the parameter space and also to refine the uncertainty of the parameter sets. In the following we recall [12] the syntax and the quantitative semantics of STL that will be used in the rest of the paper. The boolean semantics can be inferred using the sign of the quantitative result (positive for true and negative for false).
Definition 1 (STL syntax). The syntax of the STL is given by
where ⊤ is a true formula, conjunction and negation are the standard boolean connectives, [a, b] is a dense-time interval with a < b and U [a,b] is the until operator.
The atomic predicate µ :
The (bounded) until operator ϕ 1 U [a,b] ϕ 2 requires ϕ 1 to hold from now until, in a time between a and b time units, ϕ 2 becomes true. The eventually operator F [a,b] and the always operator G [a,b] can be defined as usual:
Definition 2 (STL Quantitative Semantics)
.
where ρ is the quantitative satisfaction function, returning a real number ρ(ϕ, s, t) quantifying the degree of satisfaction of the property ϕ by the signal s at time t. Moreover, ρ(ϕ, s) := ρ(ϕ, s, 0).
Logical characterisation of modules
The approach for the synthesis of biological circuits is based on the idea of combining simple genetic networks according to a specific design. These basic building blocks, or modules, are usually composed of a single or few genes, and express a specific transcription factor (or signal) in response to an input signal, generally the presence or absence of activators or repressors influencing the module behaviour. In most of the proposed approaches [27, 28] , such modules are the biological equivalent of the logic gates of electronics, and as such they encode simple boolean functions, like AND, OR, or NOT, that can be combined together to build more complex circuits. Logic gates are usually described by their truth table. However, when moving from electronics to biology, the temporal dimension becomes much more relevant, and it cannot be neglected. Furthermore, biological modules considered in literature often produce more complex input/output (I/O) responses than a boolean I/O relationship, like pulses and oscillations [27] . For this reason, we find more convenient to describe the I/O behaviour of a module by a set of temporal logic properties. More precisely, we define a module M to be a genetic network containing n genes, that produce proteins whose concentration is indicated by x = (x 1 , . . . , x n ). The genes of M are also regulated by additional n I external transcription factors, which are the inputs of the module. A subset of n O of the produced proteins constitutes the output of the module. The behaviour of such a module is characterised by a set of STL formulae of the form ϕ I → ϕ O , expressing an I/O relationship, which can be arbitrarily complex. Here ϕ I depends only on the concentration of the input signals x I = (x I1 , ..., x In I ) and ϕ O only on the concentration of the output signals x O = (x O1 , ..., x On O ). Modules can be easily connected into a network, by using one output of a module as the input of another module (see Figure 2) . Such networks can still have external inputs, while a subset of outputs of their modules will be identified as the output of the network. Furthermore, the network behaviour can also be characterised in terms of a temporal I/O relationship given by STL formulae of the form ϕ I → ϕ O . In this sense, a network is nothing but a more complex module, which can then be used as a building block itself, resulting in a hierarchical compositional approach to circuit design. Example: Logic gates. As an example, in this paper we consider modules corresponding to AND, OR, and NOT logic gates. For instance, a simple biological implementation of an AND gate can be obtained by a module in which a single gene, producing the output protein, is activated by two input signals, both required to start the gene expression. This requirement can be enforced directly at the level of the gene promoter [22] or by letting the complex formed by two input proteins activate the gene [19] . We stick to the first formulation. The truth table of the gate is shown in Table 1 . To each input and output protein, we associate two thresholds, θ + and θ − . The value true in the truth table corresponds to a concentration of the corresponding protein above θ + , while the value false corresponds to the concentration being below θ − . In the truth table we also provide a high level specification of the temporal behaviour of the gate, in terms of the maximum response time δ and the minimum duration λ of the output signal. The former is an upper bound on the time needed by the gate to stabilise. The latter, instead, specifies for how long the output remains up or down. This in turn implies a constraint on the duration of the input signal: if we want the output to remain up for λ units of time, then both inputs have to remain up for at least λ + δ units of time. We can easily turn such a truth table into a set of STL formulae, a formula for each row. For instance, the row four of Table 2 gives:
where x A and x B are the input signals and x C is the output. The mathematical model associated with this gate will be given by the non-linear ODE:
where
is a tuple of 5 parameters: k AB , the maximum production rate (here we assume a zero basal expression rate), k C , the degradation rate, K A and K B , governing the Hill activation function, and n, governing the steepness of the Hill function. The other basic logic gates can be modelled in a similar fashion [22] : the OR gate can be obtained from the AND gate by a non-collaborative activation of gene expression (e.g., replacing in the ODE model the product of Hill functions by a single Hill function depending on the sum of the two concentrations), while the NOT gate can be modeled by a gene whose production is repressed by the input protein. For actual biological implementations, see for instance the discussion in [22, 27] .
Example: XOR gate. Figure 2 shows how to build a XOR gate using AND, OR, and NOT gates. We stress here that the circuit architecture, seen as an implementation of a boolean function, can be obtained by classical techniques (e.g. by Karnaugh maps [17] ). To fully specify the extended truth table of the XOR gate, like for the AND gate (cf. Table 1 ), we need to specify additional information about the maximum response time and the minimal duration of the output signal for the network. These two quantities obviously depend on the corresponding ones of the constituent modules. Here we will specify a target temporal behaviour for the network and we will consequently constrain the temporal behaviour of modules.
Suppose we fix a maximum response time δ and a minimum duration λ of the output signal for the XOR gate. Looking at Figure 2 , we clearly see that the input signal to the XOR gate has to go through no more than three gates before influencing the output. Hence, if each gate has a maximum response time of δ/3, we obviously obtain a response time for the XOR bounded by δ. To enforce the constraint on the minimum duration of the output signal, we just need to make the output signals of internal gates last sufficiently long to trigger an output signal of the network of the target duration. This can be done by simply taking into account the maximum response delay of each gate. In the XOR example, we obtain that the AND gates need to have a minimal duration of λ + δ/3, while the NOT gates of λ + 2δ/3. Clearly, the input signal of the network needs to stay on for λ + δ units of time.
Constraints for arbitrary acyclic networks of logic gates. This simple compatibility analysis is easily generalised to arbitrary acyclic networks of logic gates, to which we restrict ourselves for the moment. Dealing with feedback loops is more complicated and is left to future investigation.
Consider a generic module/logic gate in an acyclic network, with target maximum delay δ and target output signal duration λ. For each module M (with a single output) of such a network, let ℓ f (M) be the length of the longest path from M to an output module (i.e. a module producing one output of the network) and ℓ b (M) be the length of the longest path from M to an input module (i.e. a module with an external input). Due to the acyclic nature of the network, both such quantities are finite and can be easily computed by a visit of the graph. Then the processing of an input signal passing from M has to go through at most ℓ f (M)+ℓ b (M)+1 modules, so that a maximum delay of
guarantees the response time bound on the network. As for the minimum duration of the output for module M, we can obtain it by the recursive relation
is an edge of the network, i.e. M ′ is a module receiving as input an output of M. These relationships are easily extended to modules with more than one output, defining a max response time constraint for each output.
Inputs

Output
Input\Output max delay=δ min. duration=λ pA pB pC STL Formula low low low We observe here that this compatibility analysis between delays and durations has a counterpart in the STL characterisation of module behaviours. The main idea is that we can express the consistency of the output-input links by the STL formulae like:
This formula states that if a variable is eventually expressed for µ 1 units of time, starting between time ν 1 and ν 1 + γ 1 , it is for sure expressed for µ 2 units of time, starting at time ν 2 . If we set µ 1 = λ + δ, µ 2 = λ, γ 1 = δ, and ν 2 = ν 1 + δ, with ν 1 ≥ 0, λ, δ > 0 arbitrary, we obtain that the formula (3) is valid. According to the previous discussion, we need to choose λ = λ(M) and δ = δ(M).
Remark 1.
In principle, we can consider more complex building blocks than logic gates, for instance modules acting as switches or oscillators. To this end, we need to generalise the technique for combining modules. More specifically, effective connection of modules is enforced by requiring the validity of formula (3), which is of the form ϕ O → ϕ I . Such a formulation in terms of validity of STL formulae can be extended to more general output properties (or proper subformulae thereof). For instance, we can describe oscillations as signals being eventually above a high threshold for some time, and then falling below a low threshold for a subsequent period of time (this property holding globally). The subformulae describing these two behaviours can then be matched with input formulae of the kind considered in this paper.
Parameter synthesis
Consider a network composed by modules representing logic gates, fix a network specification in terms of an extended truth table/ STL formulae, and consider an ODE model of the network, depending on a tuple of parameters k. We now tackle the problem of identifying parameters k such that the network satisfies the specifications. According to the previous section, in order to satisfy the temporal constraints at the network level, we can simply enforce local constraints at the module level. The key intuition of our approach is that modularity can be further exploited, doing parameter synthesis for each module, with a guarantee that the so obtained parametrisation will satisfy the global specification at the network level. Furthermore, we will identify a set of compatible parameter values rather than a single point. Within the set, furthermore, we can identify an optimal parametrisation, by maximising the satisfaction level of the properties, according to STL quantitative semantics. We can also search a biological database, like BioBricks, to find genes with the synthesised kinetic constraints. At the heart of the proposed approach resides the STL characterization of (the biological implementation of) logic gates. Essentially, we will restrict to a single gate, fixing the temporal constraints to those implied by the network requirements and by its structure, and find a subset of the parameter space in which the STL formulae characterising the gate behaviour hold true. This can be done algorithmically, using the simulation approach to parameter synthesis of [9] , based on sensitivity analysis and STL quantitative semantics and implemented in Breach [8] . For the simple class of logic gates considered here, we can also do this analytically. Modularity is the key to the efficiency of our approach: as we treat independently each gate, we just need to explore a low dimensional parameter space, which makes the (computational) procedure feasible.
Modularity of parameter synthesis for logic gates.
The main difficulty we have to solve is related to the fact that modules are connected in the network, hence they are not independent. Indeed, the expression of a gene is driven by the dynamical behaviour of its input transcription factors. The idea to get around this problem is to do a worst case analysis, showing that a specific parameter combination satisfies the properties for the "worst possible input signal", and that this implies the satisfaction for all possible input signals compatible with the input constraints. This will result in a conservative, but computationally efficient, estimate. We can define the notion of "worst case input signal" in terms of the STL characterisation of module behaviour. Given an input signal 
The characterisation of such a "worst possible input signal" depends on the structure of the target STL formula and on the system of ODE describing a particular module.
We provide now such a characterisation for the basic logic gate models considered in this paper and for the STL formulae associated with their extended truth tables. Consider the property
which describes a row of the extended truth table of an AND gate. This property is of the desired form ϕ Input → ϕ Output . Now, ϕ Input identifies a subset of trajectories of the space of functions from [0, λ + δ] to R 2 , i.e. those that satisfy the inequality 
Looking at the satisfaction function of ϕ Output , defined by
it is easy to see that
For the AND gate, a similar approach allows us to deal with the other three STL properties associated with the other rows of the truth table. In these cases, we need to find an upper bound for x C [t], as we need to satisfy the output property
. To achieve this, we just need to set x J [t] to θ J − , if the input J is false, and to γ J if the input J is true, where γ J is the maximum concentration level for the input x J , obtained by dividing maximum production rate by the degradation rate (here J = A, B). In fact, in this way we maximise the production rate. All this analysis is easily extended to OR and NOT gates, and is captured in the following proposition. -If x O is high, and x J high, thenx J ≡ θ J + .
-If x O is high, and x J low, thenx J ≡ 0.
-If x O is low, and x J high, thenx J ≡ γ J .
-If x O is low, and
Similarly, let x O be the output of a NOT logic gate 6 and let x J be its input. Then
We stress that this proposition not only allows us to do parameter synthesis modularly, but also to find a lower bound on the robustness score of each parameterization.
Remark 2.
The worst case analysis presented in this section relies on the monotonicity of the robustness score with respect to the input signal. This follows from the monotone dependence of the output on the input (in fact, ∂f ∂xJ > 0), and of the robustness score on the output. The construction of the worst case input is easily generalised to more complex scenarios satisfying a generalised monotonic property of the robustness score, following [26] . As an example, consider a model of the gene expression in which the gene produces the mRNA, and mRNA is in turn translated into the protein. In this case, for an AND gate, we have an ODE for mRNA similar to the one above, namely
, while the ODE for the protein becomes
with k t the translation constant and k d the protein degradation constant. The monotonic dependence of the robustness score (when both inputs are on) from inputs essentially follows because a larger input concentration will produce more mRNA, which in turn will result in a higher expression of the protein, giving a larger robustness degree (input/ output properties are the same). If such a monotonic dependence fails, determining the worst case input can be more challenging. We will tackle this issue in our future work.
Sketch of the algorithm. Assuming the temporal constraints on the extended truth tables of modules have been derived from those of the network, the algorithm for parameter synthesis then work as follows: for any module/gate of the network, and any row in the extended truth table, fix the values of input signals to the worst case ones, and then do STL parameter synthesis to identify a subset of the parameter space in which the STL formula associated with the row is true. Take the intersection of these sets for each row in the truth table of each module 7 . The STL parameter synthesis can be performed applying the sensitivity-based algorithm [9] implemented in the Matlab toolbox Breach [8] . This is a general approach, applicable to any module for which a worst-case input signal has been identified. However, for logic gates AND, OR, and NOT, we can further exploit their simplicity and characterise analytically a subset of parameters for which the STL specification is satisfied. This is due to the fact that, once the input signals are fixed, the non-linear model of the gate reduces to a linear set of ODEs, for which we can compute the solution in closed form. The details of the computation are reported in the Appendix.
Example: Half-Adder
The half-adder is a digital component that perfoms the sum of two bits A and B and provides two outputs, the sum (S) and the carry (C) signal representing an overflow into the next digit of a multi-digit addition. The value of the sum is 2C + S. Figure 2 a) shows the simplest half-adder design and it incorporates a XOR gate for S and an AND gate for C. Figure 2 b ) shows an alternative design using two NOT gates, two AND gates and one OR gate instead of a XOR gate. This is the design of the half-adder we intend to use, thus exploiting the characterisation of worst-case inputs for AND, OR, and NOT gates given in Proposition 1. Figure 2 c) shows the output of each component gate of the half-adder, for each pair of inputs.
We applied the algorithm discussed in the previous section to such a network layout, fixing the maximum total delay of the half-adder to 12 time units. Applying the method to enforce time constraints to each module, we obtain that all the gates that are part of the XOR gate must have a maximum time delay of 4 time units, while the AND gate whose output is C can have a maximum response time bounded by 12 time units. Before doing parameter synthesis, we also rescaled the concentration of each protein to the interval [0,1]. In this way, activation and deactivation thresholds are relative to the maximum steady state expression level of each protein. For !" #" $" %" &" '" (" )" this example, we then arbitrarily fixed all the activation thresholds to θ + = 0.75 and the deactivation thresholds to θ − = 0.25, and then synthesised set of parameters consistent with the STL network specification and with such thresholds. We obtained the following bounds for parameters, with indices in the n and α parameters referring to the output variable and indices in the K parameters referring to the input and output protein, as from Figure 2 b ). AND gate: n C , n E , n G ≥ 3.2129, 0.3406
Constraints are similar for all gates of a given class (e.g. all AND gates) as a consequence of the rescaling of variables in [0, 1] . Obviously, in a further step matching actual biological components to the circuit design, this rescaling has to be properly accounted for (for instance, by rescaling also the parameters of the biological components). Picking a value for each parameter consistent with the previous constraints, we can observe in Figure 3 that the dynamics of the network indeed satisfies the specifications of a half-adder.
We remark that, even if in this example we fixed the activation and deactivation thresholds and did parameter synthesis for the other parameters of the model, in the formal derivation we considered such threshold as parameters themselves.
Discussion
In this paper we focused on the design techniques for synthetic biological systems. We developed an approach based on two ideas: the specification of system properties in terms of signal temporal logic, and the exploitation of modularity to obtain an efficient procedure to identify a set of parameters for which the network satisfies its STL specification. In particular, we concentrated on the parameter synthesis problem for networks of logic gates, implemented as simple genetic networks. For acyclic networks, we are able to identify efficiently a set of parameters satisfying STL formulae encoding not only the desired boolean behaviour of the network, but also constraints on its response time.
Modularity allows us to synthesise parameters efficiently, processing each gate component independently. This is possible by isolating each module from the network assuming the worst possible input, which we formally characterised for the basic logic gates considered. We then showed the approach at work with a network implementing an half-adder.
The approach of this paper can be complemented by looking at databases of biological components, like BioBricks [18] , for actual combinations of gene and promoters that satisfy the constraints on parameters. A delicate point for this plan is that we are implicitly requiring each module to produce different, non-interfering, output proteins, a not necessarily biologically realistic hypothesis. We will look at possible ways of relaxing this constraint, as in [32] . Other directions for future work include the generalisation of Proposition 1 to deal with more complex modules, for instance feed-forward networks implementing pulse generation or a low-pass filter. Moreover, we will consider the problem of dealing with more complex network topologies, having feedback loops. We expect to make some progress in this direction by suitably rephrasing parameter synthesis as the computation of a fixed point. Finally, we will also take into account the effects of stochasticity, for instance by exploiting moment closure techniques [29] .
Related Work. De novo design of a synthetic biological circuit [7] implementing a desired behaviour is a very computational intensive task. The majority of the existing approaches relies on brute-force techniques running sophisticated optimization (i.e. evolutionary algorithms [13] , simulating annealing [6] ) algorithms to tune the kinetic parameters [5, 24, 28] values in order to match the desired beahaviour.
These methodologies, lacking of compositionality, do not scale well and they are very computationally expensive for large networks. A more rational approach for automatic design was proposed by Marchisio and Stelling in [3, 21] where they show a workflow design taking as input a truth table and generating as output several possible circuit schemes, ranking them in the order of complexity. The choice of a truth table as a input specification for the target circuit design may be not enough when we need to guarantee that the result is produced after a proper delay. Additionally, the design needs to take in consideration the signal compatibility among the "wired" devices (a problem treated in [32] ): the output signal of one device must match (in terms of low/high thresholds) with the input signal the other design. The novelty of our contribution is using signal temporal logic as specification language both for the target circuit and for the available components, adding also time constraints in the design process. Furthermore, the device compatibility is rephrased in terms of a STL formula, of the form ϕ O → ϕ I , and the correct matching is elegantly obtained by requiring this formula to be valid.
Another related approach, is the one proposed by Batt et al. in [2] , where the authors approximate the behaviour of genetic regulatory networks with piecewise multi-affine systems. In this class of models, the state-space is partitioned in hyper-rectangles exhibiting useful convexity properties [4] that allows to compute an over-approximation of the reachable sets. The authors exploit this characteristic to guide the parameter space partitioning in search of the intervals for which the gene networks is enforced to satisfy a particular behaviour expressed in a linear temporal logic formula. However, their approach is not modular, and only the rates of production and degradation of the proteins can be chosen as possible parameters. Furthermore, by using an over-approximation, the property usually expresses invariants and the parameter ranges found are very coarse, without discriminating trajectories with different time-constraints.
Finally, among the vast literature on combinatorial circuit design, we mention [25] , where authors study the timing behaviour of a acyclic circuits by means of timed automata. Our approach is simpler and motivated by the inherent precision of delays in ODE models. However, the techniques of [25] could be helpful to relax the timing constraints we impose and to deal with intrinsic variability of biochemical systems.
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B Half-Adder, system of ODEs
The full ODE system for the Half-Adder model is:
where A and B are the inputs of the whole system, D and F are outputs of NOT gates, E, G and C are outputs of AND gates and S is the output of an OR gate.
C Analytic characterisation of parameter synthesis for logic gates
If we fix the value of inputs signals, each gate (AND, NOT, OR) can be described by a linear ODE systems of the form
where x is the concentration of the output, β > 0 is the production rate, α > 0 the degradation rate and 1 K 0 is the Hill term. We can rescale the systems in [0, 1] observing that, for each t, x(t) β α , the steady state value for K = 1, provided x 0 β α . Calling γ = β α , andx = x/γ, we have:
The analytic solution of this equation, omitting the tilde for simplicity, is:
The constraints on the dynamics expressed by STL formulas, in the simple case of constant inputs, can be translated into a systems of inequalities. As an example, consider the AND gate and the STL formula obtained from the first row of the truth table, as discussed in Section 3. The analytic solution of the AND gate equation, with initial output concentration x C (0) = 0, (which is a lower bound on any solution with larger initial conditions, hence represents the worst case for the considered scenario) is:
The STL formula for the fourth row is:
If we fix x A = θ A + , x B = θ B + , x C (0) = 0, the formula is satisfied if and only if
Now, the solution (5) is a monotonic increasing function converging to the steady state value x C (∞) = K. It follows that if K θ C + and x(δ) θ C + , the STL formula is satisfied (the second condition guarantees that the threshold is crossed no later than δ time units). In a similar way it is possible to derive a system of inequalities for all the other STL constraints considered.
Bounding the degradation constant. We first discuss how to bound the degradation constant. In particular, we will provide a generic bound, holding for all basic logic gates considered. Fix the thresholds θ + (high concentration) and θ − (low concentration) for the output and the maximum time delay δ. We need to consider two cases:
-Case x 0 = 0 and x(δ) θ + . Here we want to upper bound by δ the time at which x crosses the high concentration threshold θ + . Now, for the solution x(t) to eventually become bigger than the threshold θ + , we need K > θ + . We can enforce a stricter constraint by setting K θ + (1 + p) for p > 0, which guarantees that the threshold is crossed in finite time. From equation 4 we get
This inequality holds independently of K if and only if:
-Case x 0 = 1 and x(δ) θ − . In this case, we want to upper bound by δ the time it takes for the solution to fall below the threshold θ − < θ + . In this case, we require K ≤ (1 − p)θ − , p > 0, so that this time is bounded. From equation (4), we obtain:
holding independently of K if and only if:
As θ − < θ + , intersecting the two conditions on α we obtain
AND gate. We consider now the constraints specific to an AND gate. The ODE systems of the AND gate is:
where x A and x B are the concentrations of the inputs A and B, K AC and K BC are the concentration thresholds of A and B to activate the production of C, n is the Hill coefficient.
According to the discussion of the paper, we will fix the value of x A and x B to a constant, either their activation thresholds θ A + and θ B + , or their deactivation thresholds θ A − and θ B − , or the maximum steady state level γ A and γ B . We set
We fix the the output concentration thresholds θ C + and θ C − and the maximum delay time δ.
Invoking the same argument used for α, we will consider new thresholdθ C + = (1 + p)θ C + andθ C − = (1 − p)θ C − , and use those to bound the steady state of the ODE system. This guarantees the existence of a lower bound for α, independently of K AC and K BC . Now we introduce two methods to find the subspace of the parameters for which the AND gate module satisfies all the four STL formulae, associated with the four rows of the extended truth table. The first method is more intuitive and considers only hypercubic subspaces in the parameter space, at the price of discarding a lot of admissible values. This strong approximation is dropped in the second method, which results to be formally more accurate, but computationally more difficult.
Method 1:
We treat the four STL conditions separately.
-Case 1 (x A = θ A + , x B = θ B + , x C (0) = 0). Notice that we fix x C (0) = 0 as, by monotonicity of the solution, the corresponding trajectory is a lower bound on the trajectories starting from x C (0) > 0. In this case, the steady state of the ODE, which is equal to K, will be above the activation threshold if and only if
This corresponds to the following condition
which can be rewritten as:
Now, as all quantities involved are positive, the previous inequality holds if both
are true. We therefore obtain the following conditions on K AC and K BC :
. In this case, we chose x C (0) = 1 because this trajectory is an upper bound for all trajectories starting in x C (0) < 1. We need to impose the condition
which is expanded as
Now, as
K n BC +γ n B ≤ 1, the previous condition is satisfied by requiring
which turns into the following condition for K AC :
. In this case the condition is also K θ C − . Reasoning symmetrically as in case 2, we then obtain:
Here we also have to enforce K θ C − , which however holds true if the condition for case 2 or that for case 3 holds.
Intersection. Intersecting the conditions from case 1 to 4, we get the following bounds on K AC and K BC :
The previous constraints are not void if and only if:
giving the following constraint on n:
Method 2:
We provide now more precise bounds for K AC and K BC .
-Case 1 (x
. We study the inequality:
Note that, since 
i.e. if and only if
Now, within this rectangle, we need to restrict to the region below the curve
Hence, the set of parameters satisfying case 1 is characterised by
We have to enforce the inequality:
First note that because
1, the truth of if
θ C − implies the satisfaction of the target inequality. Therefore
is a subspace of the parameter space in which the inequality is true. In the remaining subspace
we need to restrict to the region above the curve
Hence, the set of parameters satisfying case 2 is
-Case 3 (x A = γ A , x B = θ B − , x C (0) = 1): this case is symmetric to case 2, just switching the role of input variables. We then obtain the following set of parameters
-Case 4 (x A = θ A − , x B = θ B − , x C (0) = 1): A similar argument to case 2 can be used here to obtain the following parameter set
Intersection. The intersection of the conditions of cases 2,3 and 4 gives:
The second method gives us n ≥ 2.6818.
If we set again n = 4, for comparison, the subspace of parameters for which the four STL properties are satisfied is given by the region delimited by the three following curves:
This region is visually depicted in Figure 4 . We can observe that the box identified by the first method is strictly included in the set provided by the second method. If we set the thresholds to θ + = 3/4 and θ − = 1/4, the first method gives us n ≥ 3.2129, so that for n = 4, we obtain 0.3406 ≤ K AC , K BC ≤ 0.4228, hence a larger interval. The validity domain found by the second approach, instead, is represented in Figure 5 . Also in this case, the region is larger. Finally, we can compute the lower bound for the degradation constant α, according to equation (7) . For the thresholds θ + = 3/4 and θ − = 1/4, we have α ≥ 
